Principal Functional Verification Lead - Hybrid

A technology company in Italy is seeking a Functional Verification Principal Engineer to interface with architecture and design teams, ensuring systems perform optimally. The role involves developing verification methodologies, creating test plans, and mentoring engineers. Candidates must have a Master's degree and at least 15 years of relevant experience, including expertise in SystemVerilog/UVM and debugging. The position offers a hybrid work environment and competitive compensation.
#J-18808-Ljbffr