ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team
Descrizione dell'offerta
Overview
ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team
Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, our custom designed machine learning inference datacenter server. Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs.
About AWS and the organization:
Utility Computing (UC) provides product innovations—from foundational services such as Amazon’s Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to continuously released new product innovations that set AWS’s services apart. Annapurna Labs designs silicon and software that accelerates innovation for AWS UC. AWS is the world’s most comprehensive cloud platform, trusted by customers from startups to Global 500 companies.
Key responsibilities
- Integrate multiple subsystems into top level SOC, ensure correct clock/reset/functional/DFT signal routing
- As a key member of the ASIC design team, implement and deliver high performance, area- and power-efficient RTL to meet design targets and specifications
- Analyze design, microarchitecture or architecture to make trade-offs based on features, power, performance or area requirements
- Develop micro-architecture, implement SystemVerilog RTL, and deliver synthesis/timing-clean designs with constraints
- Perform lint and clock domain crossing quality checks on the design
- Collaborate with architects, other designers, verification teams, pre- and post-silicon validation teams, synthesis, timing and back-end teams to complete tasks
You will thrive in this role if you
- Are familiar with scripting in Python
- Are proficient with assertions
- Have good debugging skills to analyze RTL test failures
- Have a "Learn and Be Curious" mindset
Basic Qualifications
- BS degree in electrical engineering or equivalent
- 3+ years in RTL design for SOC
- 3+ years of VLSI engineering
- 3+ years with code quality tools including: Spyglass, LINT, or CDC
Preferred Qualifications
- Experience scripting for automation (e.g., Python, Perl, Ruby)
- Experience with microarchitecture, SystemVerilog RTL, Assertions, SDC constraints
- Familiarity with data path design, interconnects, AXI protocol
- Good analytical, problem solving, and communication skills
Equal Opportunity and Additional Information
Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.
Los Angeles County applicants: job duties, safety expectations, and compliance with laws and policies apply. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider qualified applicants with arrest and conviction records.
Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.
Our compensation reflects the cost of labor across several US geographic markets. The base pay for this position ranges from $129,800/year to $212,800/year, with variation based on location, knowledge, skills and experience. Amazon is a total compensation company; depending on the position, equity, sign-on payments, and other benefits may be provided. For more information, please visit This position will remain posted until filled. Applicants should apply via our internal or external career site.
Posted
Updated dates are listed on the original posting.
#J-18808-Ljbffr